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LOAD TESTING CIRCUIT 
CLAIM OF PRIORITY 
This patent application claims priority to European Patent 
Application serial number 07 010 276.9 ?led on May 23, 
2007. 
FIELD OF THE INVENTION 
The invention relates to a load testing circuit, and in par 
ticular to a load testing circuit for detecting the presence of a 
de?ned load impedance connected to the output of a poWer 
ampli?er. 
RELATED ART 
Many ampli?er circuits require overload protection for 
protecting their output-stages against destruction due to inap 
propriate loads attached thereto. Suitable loudspeakers (or 
other electro-acoustic transducers) are a prerequisite for a 
correct function of the associated ampli?ers. 
Modern ampli?ers are often controlled by microcontrollers 
that perform many different tasks, such as selecting signal 
sources, processing user input, and so on. Microcontrollers 
are also useful for fault-detection. There is a need for a test 
circuit that alloWs for easily interfacing With a microcontrol 
ler and detects inappropriate electro-acoustic transducers 
attached to an output-stage of a poWer ampli?er in order to 
protect the output stage. 
SUMMARY OF THE INVENTION 
A test circuit for detecting a de?ned load of an electro 
acoustic transducer comprises a signal generator that pro 
vides a test signal of a de?ned bandwidth, an electro-acoustic 
transducer having a ?rst and a second terminal, the ?rst ter 
minal being connected to the signal generator for receiving 
the test signal, an energy-storing element being connected to 
the second terminal of the electro-acoustic transducer, and 
providing an output signal, and measuring unit that measures 
the output signal or compares the output signal With a refer 
ence. 
A method for testing an electro-acoustic transducer com 
prises providing a test signal of a de?ned bandWidth, supply 
ing the test signal to a ?rst terminal of an electro-acoustic 
transducer, thereby providing an output signal at the second 
terminal of the electro-acoustic transducer, measuring the 
output signal or for comparing the output signal With a refer 
ence. 
DESCRIPTION OF THE DRAWINGS 
The present invention can be better understood With refer 
ence to the folloWing draWings and the description. The com 
ponents in the ?gures are not necessarily to scale, emphasis 
instead being placed upon illustrating the principles of the 
invention. Moreover, in the ?gures, like reference numerals 
designate corresponding parts throughout the different vieWs. 
FIG. 1 is a block diagram illustration of a load testing 
circuit; 
FIG. 2 is a more detailed circuit diagram of the load testing 
circuit illustrated in FIG. 1; 
FIG. 3 is a timing diagram illustrating a test signal before 
loW-pass ?ltering; 
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FIG. 4 is a timing diagram illustrating different output 
signals corresponding to different impedance values of the 
load; and 
FIG. 5 is a circuit diagram of another example of the load 
testing circuit. 
DETAILED DESCRIPTION 
Referring to FIG. 1, a pulse signal SF on a line 12 is 
provided, for example, by a microcontroller (not shoWn). The 
pulse may be generated at an I/O-pin of an I/O-port of the 
micro-controller. Alternatively, a digital-to-analog converter 
output of the microcontroller may be used to provide the pulse 
signal S P on the line 12. The pulse signal comprises at least 
one pulse Which is, for example, rectangular, and has a spec 
tral bandWidth that may comprise at least parts of the spectral 
range audible by the human ear. 
A test signal S Ton a line 14 is derived from the pulse signal 
S P on the line 12 by a signal shaping circuit 20. The test signal 
ST has a de?ned bandWidth determined by a transfer function 
of the signal shaping circuit 20. The bandWidth of the loW 
pass and/ or the band-pass usually depends on the bandWidth 
of the electro-acoustic transducer (e.g., a loudspeaker) that 
forms the load 30. As an example, the bandWidth of the 
band-pass may correspond to the bandWidth of the human ear, 
Which is about 20 kilohertZ starting from approximately 20 
Hertz. Alternatively, the signal shaping may already be per 
formed by the above-mentioned analog-to-digital converter 
by converting an arbitrary synthesiZed signal of the desired 
bandWidth. 
The signal shaping circuit 20 may also include a ampli?er 
22 to provide the test signals S T on the line 14 having higher 
levels than the original pulse signal S P or to perform an 
impedance conversion providing a loW-output resistance of 
the signal shaping circuit 20. The signal shaping circuit 20 is 
connected to a ?rst terminal of the load 30 (e.g., the electro 
acoustic transducer) supplying the test signal STto the load 
30. A second terminal of the load 30 is connected to an energy 
storing element 36 Which may be, for example, a capacitor 
COUI2 as illustrated in FIG. 2. Capacitors are usually con 
nected parallel to the output of an ampli?er for electromag 
netic compatibility (EMC) and electrostatic discharge (ESD) 
protection. These capacitors can be used as capacitors COUTl 
and COUI2 illustrated in FIG. 2. 
The energy storing element 3 6 provides an output signal S O 
on a line 38 to a comparator 40. The energy storing element is 
connected to the load 30, such that the load’s impedance and 
energy storing element form a ?lter circuit disposed doWn 
stream of the signal forming circuit 20. This ?lter circuit may 
represent a loW-pass as illustrated in FIG. 2 or a band-pass, 
but the use of other ?lter characteristics is of course also 
applicable to the inventive test circuit of the present invention. 
In each case, the ?lter characteristics can be interpreted as a 
representation of the (generally complex) load impedance. In 
the case of a loW-pass ?lter, the cut-off frequency, and respec 
tively the time constant, of the loW-pass depends on the load 
impedance. 
The output signal SO on the line 38 is supplied to the 
comparator 40, such as for example a WindoW-comparator or 
a Schmitt-trigger for comparing the output signal on the line 
38 to a threshold. The output signal SO on the line 38 essen 
tially represents the impulse response (of a band-limited 
pulse of the test signal S T) of a system formed by the load 30 
and the energy storing element 36. Consequently, the load 
impedance is also represented by the slope of the output 
signal S 0, such that the loWer the load impedance, the steeper 
the slope of the output signal and the earlier a given threshold 
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is reached by the output signal SO on the line 38. That is, the 
time period betWeen initiation of the pulse signal S P (or the 
test signal S T) and the triggering of the comparator 40 by the 
output signal So represents the load impedance. This time 
period can easily be measured by a microcontroller. Alterna 
tively, the output-signal can be directly supplied to an analog 
to-digital converter port (A/D-por‘t) of the microcontroller. In 
this case the functionality of the comparator 40 (or any other, 
even more complex analysis) can be implemented in the 
microcontroller. 
If the microcontroller detects an inappropriate load imped 
ance 30 it can initiate appropriate measures for protecting the 
poWer-ampli?er output-stage to Which the load-impedance is 
connected. Thus the above-described circuit can be used for 
overload protection of a output-stage of a poWer ampli?er. 
For example, the microcontroller may deactivate the output 
stage as long as it senses an unsuitable load impedance 30 
(e. g., unsuitable loudspeakers) at the output of the poWer 
ampli?er. 
FIG. 2 illustrates an embodiment of the circuit of FIG. 1. 
The pulse signal S P on the line 12 can be generated by micro 
controller 10. Therefore, for example, an output pin of the 
microcontroller can be connected to the signal shaping circuit 
20. In the example of FIG. 2 the pulse signal S P is received by 
the gate terminal of a junction ?eld-effect transistor 13. It is 
contemplated that other types of transistors can be used for 
this purpose as Well. The drain terminal of the transistor 13 is 
connected to a ?rst supply terminal receiving a ?rst supply 
potential VDD via a resistor Rd. The source terminal of the 
transistor 13 is connected to a second supply terminal receiv 
ing a second supply potential (e.g., ground potential GND) 
via resistor RS. A ?rst capacitor Coml is connected in parallel 
to the source resistor RS. The test signal STis provided by the 
source terminal of transistor 13, Which is also connected to a 
?rst terminal of the load impedance (comprising a resistance 
Rload). The transistor circuit Within the signal shaping circuit 
20 essentially forms a source-folloWer With source resistor 
RS, a drain resistor Rd and the ?rst capacitor Cowl. The drain 
and source resistors Rd and RS, form, together With the ?rst 
capacitor Com, a ?rst loW pass, thus limiting the band Width 
of the pulses in the pulse signal S P for providing a band 
limited test signal S Tto the load impedance. This band limi 
tation has to be performed, because some loads, especially 
electro-acoustic-transducers react in a bad manner or even 
can be destroyed if too high slopes (occurring for example in 
rectangular pulses) are applied. 
The second terminal of the load 30 is connected to the 
second supply terminal (ground potential) via an energy stor 
ing element such as a second capacitor Com2 in the present 
embodiment. As it can be easily seen from FIG. 2, the load 30 
and the second capacitor Com2 form a second loW pass ?lter 
receiving the test signal S Tand providing the output signal S O 
on the line 38. This output signal can be supplied to the 
comparator 40 (not shoWn in FIG. 2) or directly to an A/D 
Port of a microcontroller as explained above reference to FIG. 
1. The output stage of a poWer ampli?er 60 is connected to the 
?rst and the second terminal of the load 30. The circuit of FIG. 
2 can be used also for overload protection of the output stage. 
The microcontroller can therefore keep the output stage deac 
tivated until the correct load impedance, i.e., an appropriate 
electro-acoustic transducer is detected. 
FIGS. 3 and 4 illustrate some exemplary experimental data. 
FIG. 3 is a timing diagram shoWing an exemplary pulse signal 
S P having a pulse Width of 5 ms. FIG. 4 shoWs output signals 
S0 for different load impedances (e.g., 1 m9, 49, 169, 1 
M9). If the output signal S0 is supplied to a comparator, an 
appropriate threshold value may be, for example, 2 volts. 
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Assuming further, the threshold level is reached Within about 
4 us, then it can be concluded the load impedance is about 49. 
If the threshold level is reached in a shorter time, the imped 
ance is too loW, Whereas, if the threshold value is reached 
later, the impedance is too high. 
FIG. 5 illustrates another embodiment of a load testing 
circuit. By employing multiplex-sWitches SW1 and SW2 the 
signal shaping circuit 20 can be used for different ampli?ers. 
In the shoWn example each of the three poWer ampli?er 60A, 
60B, 60C has an associated load 30A, 30B, 30C, respectively, 
connected to its output terminals. A ?rst capacitor COUTl and 
a second capacitor COUT2 are connected betWeen the ?rst 
output terminal of the ampli?er and the reference potential 
(e.g., ground potential GND) and a second output terminal of 
the ampli?er and the reference potential, respectively. As 
mentioned above the capacitors COUTl and COUI2 may be 
part of the ampli?er output stage. 
The ?rst output terminals of each of the ampli?ers 60A, 
60B, and 60C and the signal shaping circuit 20 are connected 
to the multiplex-sWitch SW1 such that either the ?rst ampli 
?er 60A, the second ampli?er 60B, or the third ampli?er 60C 
is connected to the signal shaping circuit 20. The second 
output terminals of each of the ampli?ers 60A, 60B, and 60C 
and the signal shaping circuit 20 are connected to the multi 
plex-sWitch SW2 such that either the ?rst ampli?er 60A, the 
second ampli?er 60B, or the third ampli?er 60C is connected 
to the comparator (not shoWn). Of course the multiplex 
sWitches SW1 and SW2 have to sWitch synchronous, i.e., if 
the ?rst output terminal of the second ampli?er 60B is con 
nected to the signal shaping circuit 20, then the second output 
terminal of second ampli?er 60B has to be connected to the 
comparator. 
The multiplex-sWitches SW1 and SW2 may be controlled 
by control signals CT1 and CT2 generated by the microcon 
troller 10. In each sWitching state of the multiplex-sWitches 
SW1 and SW2 a circuit as depicted in FIG. 2 is effectively 
achieved, Where the connected ampli?er can be sWitched. 
One of ordinary skill Will immediately recogniZe that varia 
tions and modi?cations of the circuit explained With respect 
to the example of FIG. 2 are also applicable to the exemplary 
circuit of FIG. 5. The number of connectable ampli?ers is of 
course not limited to three. 
It is to be understood, that the invention is not limited to 
detection of the load impedances of electro-acoustic trans 
ducers connected to the output stage of an ampli?er, but may 
be employed to detect any load impedance connected to an 
arbitrary poWer supply. Dependent on the application, the 
capacitors COUTl and COUI2 may be replaced by inductors. 
Although various examples to realiZe the invention have 
been disclosed, it Will be apparent to those skilled in the art 
that various changes and modi?cations can be made Which 
Will achieve some of the advantages of the invention Without 
departing from the spirit and scope of the invention. It Will be 
obvious to those reasonably skilled in the art that other com 
ponents performing the same functions may be suitably sub 
stituted. Such modi?cations to the inventive concept are 
intended to be covered by the appended claims. 
What is claimed is: 
1. A loudspeaker load testing circuit for detecting the 
impedance of a loudspeaker, the loudspeaker load testing 
circuit comprising: 
a loudspeaker having a ?rst terminal and a second terminal; 
a test signal generator that is connected to the ?rst terminal 
of the loudspeaker to provide a test signal of a de?ned 
bandWidth to the ?rst terminal of the loudspeaker; 
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an energy-storing element having a ?rst element lead con 
nected to the second terminal of the loudspeaker and a 
second element lead connected to a reference voltage; 
and 
a measuring unit that compares an output signal value at the 
second terminal of the loudspeaker to determine if the 
output signal value exceeds a threshold value, 
Where the test signal generator comprises a microcontrol 
ler, and an ampli?er that provides the drive signal, 
5 
Where the test signal generator further comprises a signal 10 
shaping circuit connected to an output pin of the micro 
controller for providing the test signal. 
2. The test circuit of claim 1, Where the signal shaping 
circuit comprises a loW-pass ?lter for determining the band 
Width of the test signal. 
3. The test circuit of claim 1, Where the signal shaping 
circuit comprises: 
a semiconductor sWitch With a control terminal, a ?rst and 
a second load terminal, the control terminal being con 
nected to an output of the microcontroller; 
a ?rst resistor connecting a ?rst supply terminal and the 
?rst load terminal of the semiconductor sWitch; 
a second resistor connecting the second load terminal of 
the semiconductor sWitch and a second supply terminal; 
and 
a capacitor connected in parallel to the second resistor. 
4. A loudspeaker load testing circuit for detecting the 
impedance of a loudspeaker, the loudspeaker load testing 
circuit comprising: 
a loudspeaker having a ?rst terminal and a second terminal; 
a test signal generator that is connected to the ?rst terminal 
of the loudspeaker to provide a test signal of a de?ned 
bandwidth to the ?rst terminal of the loudspeaker; 
an energy-storing element having a ?rst element lead con 
nected to the second terminal of the loudspeaker and a 
second element lead connected to a reference voltage; 
and 
a measuring unit that compares an output signal value at the 
second terminal of the loudspeaker to determine if the 
output signal value exceeds a threshold value, Where the 
measurement unit comprises a threshold detector, 
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Where the threshold detector comprises a Schmitt-Trigger. 
5. A loudspeaker load testing circuit for detecting the 
impedance of a loudspeaker, the loudspeaker load testing 
circuit comprising: 
a loudspeaker having a ?rst terminal and a second terminal; 
a test signal generator that is connected to the ?rst terminal 
of the loudspeaker to provide a test signal of a de?ned 
bandWidth to the ?rst terminal of the loudspeaker; 
an energy-storing element having a ?rst element lead con 
nected to the second terminal of the loudspeaker and a 
second element lead connected to a reference voltage; 
and 
a measuring unit that compares an output signal value at the 
second terminal of the loudspeaker to determine if the 
output signal value exceeds a threshold value, Where the 
measurement unit comprises a threshold detector, 
Where the threshold detector comprises a WindoW-com 
parator. 
6. A loudspeaker load testing circuit for detecting the 
impedance of a loudspeaker, the loudspeaker load testing 
circuit comprising: 
a loudspeaker having a ?rst terminal and a second terminal; 
a test signal generator that is connected to the ?rst terminal 
of the loudspeaker to provide a test signal of a de?ned 
bandWidth to the ?rst terminal of the loudspeaker; 
an energy-storing element having a ?rst element lead con 
nected to the second terminal of the loudspeaker and a 
second element lead connected to a reference voltage; 
and 
a measuring unit that compares an output signal value at the 
second terminal of the loudspeaker to determine if the 
output signal value exceeds a threshold value, 
Where the test circuit is sWitchable to different load imped 
ances of different ampli?ers by multiplex-sWitches. 
7. The test circuit of claim 6, Where the energy-storing 
element comprises an inductive element. 
8. The test circuit of claim 6, Where the energy-storing 
element comprises a capacitive element. 
* * * * * 
